WHAT IS CLAIMED IS:

- 1. An interconnect architecture comprising:
 - a first interconnect;
 - a second interconnect adjacent to the first interconnect;
- a first driver to drive a signal on the first interconnect, the first driver powered by a first voltage; and
- a second driver to drive a signal on the second interconnect, the second driver powered by a second voltage different than the first voltage.
- 2. The interconnect architecture of claim 1, wherein the second voltage is less than the first voltage.
- 3. The interconnect architecture of claim 2, wherein the second voltage causes a relative delay between the signals on the first interconnect and the second interconnect.
- 4. The interconnect architecture of claim 1, wherein the second voltage reduces a worst-case Miller Coupling Factor (MCF) between each adjacent pair of interconnects and a worst-case delay of each interconnect.
- 5. The interconnect architecture of claim 1, wherein the second voltage reduces the average energy dissipation of the interconnect architecture.

6. An apparatus comprising:

an interconnect structure having a plurality of parallel interconnects;

a plurality of drivers to drive signals on each of the parallel interconnects, first ones of the drivers powered by a first voltage and second ones of the drivers powered by a second voltage different than the first voltage.

- 7. The apparatus of claim 6, wherein the drivers and the interconnects are arranged such that drivers of adjacent interconnects are powered by different voltages.
- 8. The apparatus of claim 6, wherein the first ones of the drivers each comprise an inverter circuit having a first transistor coupled to the first voltage and a second transistor coupled to GROUND.
- 9. The apparatus of claim 8, wherein the second ones of the drivers each comprise an inverter circuit having a third transistor coupled to the second voltage and a fourth transistor coupled to GROUND.

10. A multi-stage interconnect architecture comprising:

a bus invert encoder circuit to receive an input data pattern for each of a plurality of interconnects and to provide encoding of data associated with each of the plurality of interconnects;

a delay circuit coupled to the encoder circuit to delay signals based on input data sampling patterns;

a first interconnect stage having a first plurality of parallel interconnects; and

a second interconnect stage having a second plurality of parallel interconnects.

- 11. The multi-stage interconnect architecture of claim 10, wherein the bus invert encoder circuit outputs signals to the delay circuit.
- 12. The multi-stage interconnect architecture of claim 11, wherein the delay circuit outputs signals onto the interconnects of the first interconnect stage.
- 13. The multi-stage interconnect architecture of claim 10, further comprising time-borrowing flip-flop circuits provided between the first interconnect stage and the second interconnect stage.

- 14. The multi-stage interconnect architecture of claim 10, further comprising a bus invert decoder circuit to decode signals having traversed the first interconnect stage and the second interconnect stage.
- 15. The multi-stage interconnect architecture of claim 10, wherein the encoder circuit reduces a number of switching activities for each of the interconnects.
 - 16. An electronic system comprising:
 - a memory component to store data; and
- a chipset coupled to the memory component to receive the data and perform an operation on the data, wherein the chipset comprises:
 - a first interconnect;
 - a second interconnect adjacent to the first interconnect;
- a first driver to drive a signal on the first interconnect, the first driver powered by a first voltage; and
- a second driver to drive a signal on the second interconnect, the second driver powered by a second voltage different than the first voltage.
- 17. The electronic assembly of claim 16, wherein the second voltage is less than the first voltage.

- 18. The electronic assembly of claim 16, wherein the second voltage causes a relative delay of signals on the second interconnect.
 - 19. An electronic system comprising:

a memory component to store data; and

a chipset coupled to the memory component to receive the data and perform an operation on the data, wherein the chipset comprises:

a bus invert encoder circuit to receive an input data pattern for each interconnect and to provide encoding of data associated with each of the interconnects;

a delay circuit coupled to the bus invert encoder circuit to delay signals based on input data sampling patterns; and

a multi-stage interconnect.

- 20. The electronic assembly of claim 19, wherein the multi-stage interconnect structure comprises a first interconnect stage and a second interconnect stage.
- 21. The electronic assembly of claim 19, wherein the chipset further comprises a time-borrowing flip-flop circuit provided between the first interconnect stage and the second interconnect stage.